

22530007

人工智能与芯片设计

2-Verilog HDL与数字集成电路基础

燕博南 2023秋

Computer Engineering Basics

- Why AI chip?
- Logic Gates? What is computer hardware?
- Flip-Flops? Registers?
- How computer executes program?
- What is GPU?
- Difference between CPU, FPGA, GPU
- <u>http://www.asic-world.com/verilog/veritut.html</u>

A good tutorial for open-source simulation: 全平台轻量开源verilog仿真工具iverilog+GTKWave使用教程

Part 1

Verilog HDL grammar, operators, synthesizable design

Digital Circuit Design Flow



- HDL -> Logic
- Map to target lib (stdcell/LUTs)
- Optimize speed, area

- Create floorplan blocks
- Place cells in blocks
- Route interconnect
- Optimize iteratively

Basic Building - Module

```
// single-line comments
 1
    /* multi-line
 2
    comments
 3
    */
 4
 5
    module name(
        input a,b,
 6
        input [31:0] c,
 7
        output z,
 8
        output reg [3:0] s
 9
                          —— Don't forget ";" here
        ); 🗕
10
    // declarations of internal signals, registers
11
    // combinational logic: assign
12
    // sequential logic: always @ (posedge clock)
13
    // module instances
14
    endmodule
15
```

In Verilog we design modules, one of which will be identified as our top-level module. Modules usually have named, directional ports (specified as input, output) which are used to communicate with the module.

 Format: HDL ignores space "", it only recognize ";"

Wires & Registers

1	<pre>// 2-to-1 multiplexer with dual-polarity outputs</pre>
2	module mux2(
3	<pre>input a,b,sel,</pre>
4	output z,zbar
5);
6	<pre>// again order doesn't matter (concurrent execution!)</pre>
7	<pre>// syntax is "assign LHS = RHS" where LHS is a wire/bus</pre>
8	// and RHS is an expression
9	assign z = sel ? b : a;
10	assign zbar = ~z; Directly connect!
11	endmodule

```
// 2-to-1 multiplexer with dual-polarity outputs
            1
                module weird_mux2(
            2
                    input a,b,sel,
            3
            4
                    output z,
            5
                    output reg zbar
            6
                    );
            7
                   again order doesn't matter (concurrent execution!)
                11
                // syntax is "assign LHS = RHS" where LHS is a wire/bus
            8
                // and RHS is an expression
            9
                assign z = sel ? b : a;
            10
            11
           12
                always @(posedge clk) begin
            13
                    zbar = ~z;
           14
                end
           15
           16
               endmodule
Peking University
```





Wires

Regs

Secrets of Wires & Regs

- Without "reg" declaration, variables are always wires
- Reg can only be output and inside signals
- Assignment:
 - Wires can only be changed using "assign" outside "always"
 - Regs can only be changed inside "always"

```
10 assign zbar = ~z;
```

Operators

Arithmetic	*	Multiply
	/	Division
	+	Add
	-	Subtract
	%	Modulus
	+	Unary plus
	-	Unary minus
Logical	!	Logical negation
	&&	Logical and
		Logical or
Relational	>	Greater than
	<	Less than
	>=	Greater than or equal
	<=	Less than or equal
Equality	==	Equality
	!=	inequality
Shift	>>	Right shift
	<<	Left shift
	<<<, >>>	Arithmetic shift

Reduction	~	Bitwise negation
	~&	nand
	Ι	or
	~	nor
	۸	xor
	^~	xnor
	~^	xnor

Concatenation	{ }	Concatenation
Conditional	?	conditional

What are the difference between (logic) shift and arithmetic shift?

Numeric Constants

Constant values can be specified with a specific width and radix:

123 // default: decimal radix, 32-bit width'd123 // 'd = decimal radix1'd3 ??'h7B // 'h = hex radix1'd3 ??'o173 // 'o = octal radixis 1'd1'b111_1011 // 'b = binary radix, "_" are ignoredis 1'd1'hxx // can include X, Z or ? in non-decimal constants16'd5 // 16-bit constant 'b000_0000_010111'h1X? // 11-bit constant 'b001_XXXX_ZZZ

By default constants are unsigned and will be extended with O's on left if need be (if high-order bit is X or Z, the extended bits will be X or Z too).

You can specify a signed constant as follows: 8'shFF // 8-bit twos-complement representation of -1 To be absolutely clear in your intent it's usually best to explicitlyspecify the width and radix.

Hierarchy: module instances

- 1 // 4-to-1 multiplexer
- 2 module mux4(input d0,d1,d2,d3, input [1:0] sel, output z);
- 3 wire z1,z2;
- 4 // instances must have unique names within current module.
- 5 // connections are made using .portname(expression) syntax.
- 6 // once again order doesn't matter...
- 7 mux2 m1(.sel(sel[0]),.a(d0),.b(d1),.z(z1)); // not using zbar
- 8 mux2 m2(.sel(sel[0]),.a(d2),.b(d3),.z(z2));
- 9 mux2 m3(.sel(sel[1]),.a(z1),.b(z2),.z(z));
- 10 // could also write "mux2 m3(z1,z2,sel[1],z,)" NOT A GOOD IDEA!
- 11 endmodule

- Write all original names (style requirement)
- Connection are concurrently executed





Example 1: A counter

```
module counter (
 1
    out
            , // Output of the counter
 2
    enable , // enable for counter
 3
           , // clock Input
    clk
 4
          // reset Input
    reset
 5
 6
    );
 7
    output [1:0] out; //Output Ports
 8
    input enable, clk, reset; //Input Ports
 9
10
    reg [1:0] out; //Internal Variables
11
12
    always @(posedge clk)
13
    if (reset) begin
14
15
      out <= 2'b0 ;
    end else if (enable) begin
16
17
      out <= out + 1;
18
    end
19
    endmodule
20
```

Peking University





• Beware of "before" & "after" clock edge

Verification: Simulation &	Testbench
Design:	1 `timescale 1ns/1ps <mark>Testbench:</mark>
1 module counter (2 module Testbench;
2 out , // Output of the counter 3 enable , // enable for counter 4 clk , // clock Input 5 reset // reset Input 6).	<pre>3 4 wire [1:0] OUT; 5 reg EN, CLK, RST; 6 7 initial CLK = 0; 8 always #2 CLK=~CLK;</pre>
	9 10 initial begin
	11 #1
8 output [1:0] out; //Output Ports	12 EN = 0;
9 input enable, clk, reset; //Input Ports	13 RST = 1;
10	14 #4
11 reg [1.0] out. //Internal Variables	15 EN = 1;
12	16 RST = 0;
	1/ #(4*/)
13 always @(posedge clk)	10 EN = 0,
14 if (reset) begin	20
15 out <= 2'b0 ;	21 counter u1(
16 end else if (enable) begin	22 .out (OUT) , // Output of the counter
17 out (-1)	<pre>23 .enable (EN) , // enable for counter</pre>
17 OUL <= OUL + 1;	24 .clk (CLK) , // clock Input
18 end	25 .reset (RST) // reset Input
19	26); 27
20 endmodule	28 endmodule
Peking University	

Verilog Simulator Workflow



Verilog Simulator Workflow



A good tutorial:

全平台轻量开源verilog仿真工具iverilog+GTKWave使用教程

Blocking and Non-blocking



1	<pre>// shift register</pre>
2	<pre>reg q1,q2,out;</pre>
3	always @(posedge clk) begin
4	q1 = in;
5	$q^2 = q^1;$
6	out = q2;
7	end

1	// shift register Correct
2	reg q1,q2,out;
3	always @(posedge clk) q1 <= in;
4	always @(posedge clk) q2 <= q1;
5	always @(posedge clk) out <= q2;

Part 2

Finite State Machine

Finite State Machine

• Hardware/Circuits



Time point: t1, t2, t3

Design Methodologies & Templates





Step 1: define states

Step 2: draw state-transfer diagram

Step 3: fill in the template

Verilog HDL Templates for State Machines (intel.com)

FSM Example 1 Passcode Detector

Question: build circuits that outputs 1 pulse, whenever receives "110"



FSM Example 1 – Step 1 & 2

Question: build circuits that outputs 1 pulse, whenever receives "110"



FSM Example 1 – Step 3

Question: build circuits that outputs 1 pulse, whenever receives "110"

	1	module PasscodeDetector (
	2	<pre>input clk, data_in, rstb,</pre>
	3	output reg data_out
	4);
	5	
	6	<pre>reg [1:0] state;</pre>
	7	// Declare states
	8	parameter STAT_IDLE = 0,
	9	$STAT_R1 = 1,$
	10	$STAT_R2 = 2,$
	11	$STAT_R3 = 3;$
	12	<pre>// Output depends only on the state</pre>
	13	always @ (state) begin
	14	<pre>if(state == STAT_R3) begin</pre>
	15	<pre>data_out <= 1; // alarming!</pre>
	16	end
	17	else begin
	18	data_out <= 0;
	19	end
Peking University	20	end

```
// Determine the next state
    always @ (posedge clk) begin
         if (~rstb)
             state <= STAT_IDLE;</pre>
         else
             case (state)
                  STAT IDLE: begin
                      if(data_in==1) begin
                           state <= STAT_R1;</pre>
                      end
                  end
                  STAT_R1: begin
                      if (data_in==1)
                           state <= STAT_R2;</pre>
                      else
                           state <= STAT IDLE;</pre>
                  end
                  STAT_R2: begin
                      if (data_in==0)
                           state <= STAT R3;</pre>
                      else
                           state <= STAT R2;</pre>
                  end
                  STAT_R3: begin
                      if(data_in==1) begin
                           state <= STAT R1;</pre>
                       end
                       else begin
                           state <= STAT_IDLE;</pre>
                       end
                  end
             endcase
    end
endmodule
```

22

23

24

25 26

27

28

29

30

31

32

33

34 35

36 37

38

39

40 41

42

43

44

45 46

47

48

49

50

51

52

53 54

55

FSM Example 2 Auto Chip Testing Environment

Push button to test Function 1, Function 2, Function 3, ... in series



FSM Example 2 Step 1&2



Step 3 is so easy... that you can fill it yourself.

Another Question

Philosophy behind: Use "state variable" to label timing

Another Q: How to generate custom waveform after entering some state?

Solution: setup an counter variable Do everything at its pace [! DO NOT ABUSE. This may cause large comparing logic.]

Possibility of Nested State Machine!

1	always @ (posedge clk or posedge reset) begin
2	if (reset)
3	state <= S0;
4	else begin
5	case (state)
6	S0:
7	data_out = 2'b01;
8	S1: begin
9	if(cnt==10'd1) begin
10	//do what you want
11	end
12	else if (cnt<=10'd5) begin
13	//do what you want
14	end
15	else if (cnt<=10'd20) begin
16	//do what you want
17	end
18	else begin
19	//do what you want
20	end
21	
22	end
23	S2:
24	<pre>data_out = 2'b11;</pre>
25	S3:
26	data_out = 2'b00;
27	default:
28	data_out = 2'b00;
29	endcase
30	end
31	end

A practical application – Vending Machine

All selections are ± 0.30

The machine make changes

Inputs:

- ¥ 0.25
- ¥0.10
- ¥ 0.05

Outputs

- Dispense can
- Dispense ¥ 0.10
- Dispense ¥ 0.05



Example from MIT

A practical application – Vending Machine

• A starting (idle) state:



A state for each possible amount of money captured:



What's the maximum amount of money captured before purchase?

25 cents (just shy of a purchase) + one quarter (largest coin)



States to dispense change (one per coin dispensed):



A practical application – Vending Machine



Discussion

- State Machine vs. Al
 - State machines exhaustively cover all cases, which is impossible in AI agent design.
- State machine is appropriate for small scale designs.
- Nested state machines:
 - normally, do not nest inside FSM in >2 folds.
 - Otherwise, too complicated timing path dependency.