| 1 |
9/9 |
Class Introduction [slides] |
Verilog HDL 2005 Standard [doc] |
|
| 2 |
9/16 ->改为9月17日周四上午9-11:50am，燕园校区三教307（记得带电脑） |
Digital Design Agentic Tool & Flow |
|
|
| 3 |
9/23 |
Design Flow & Architecture seminar assignment [agentic-concepts] |
|
|
| 4 |
9/30 |
Latest AI Chip Architectures ([systolic array]) |
|
|
| 5 |
10/7 |
Happy holiday😃 |
|
|
| 6 |
10/14 |
TPU vs GPU (Paper1-[讲解], Paper2-[讲解], Code1-[讲解]) |
|
|
| 7 |
10/21 |
Neuromorphic Computer (Paper1, Paper2, Paper3) |
|
|
| 8 |
10/28 |
CNN ASICs (Paper1, Paper2, Code1) |
|
|
| 9 |
11/4 |
RISC-V for AI (Paper1, Paper2, Code1) |
assignment (设计架构框图，分工接口表) due 23:59:00, 11/26/2026，每组提交至微信群 |
|
| 10 |
11/11 |
Dataflow (Paper1, Paper2, Historical View) |
|
|
| 11 |
11/18 |
Wafer-scale Architectures (Paper1, Paper2 Cerebras Chip 123) |
|
|
| 12 |
11/25 |
Processing-In-Memory (RRAM PIM, DRAM PIM SW,DRAM PIM Primer, Code APIM & DPIM) |
|
|
| 13 |
12/2 |
LLM Accelerator (Comprehensive Review, Paper2) |
|
|
| 14 |
12/9 |
Optical Communications & Computing (Paper1, Paper2) |
|
|
| 15 |
12/16 |
Quantum AI Computing (Basics, Paper1, Paper2) |
|
|
| 16 |
12/23 |
Final Presentation |
|
|
| 19 |
Jan 12 11:59:00,2027 (tentative) Final Project Submission |
[Final Exam Week] No Lecture |
|
|