Skip to the content.

COURSE INFORMATION

AGENDA

Week Date Lecture Reference Assignment
1 9/14 Class Introduction & Why AI ASIC? [slides]  
2 9/21 Introduction to Verilog HDL [slides], [handout]  
3 9/28 Introduction to Verilog HDL-II Verilog_Examples(see “makefile”) assignment1
4 10/5 Happy holiday! 😆 No Lecture    
5 10/12 Single-Core CPU [slides], [minimalCPU], Verilog_Example_v2  
6 10/19 Single-Core CPU-2    
7 10/26 Assembly Tutorial 1    
8 11/2 GPU Array-I    
9 11/9 Systolic Array-II    
10 11/16 Design Flow - 1 [slides] [Lab1] [Unified_multiport_RAM]  
11 11/23 Design Flow -2 [slides]    
12 11/30 Lab-1 Practice    
13 12/7 AI for Chips: Introduction    
14 12/14 🌟Lab 2 AI for Chip    
15 12/21 Continue Lab 3    
16 12/28 Paper Sharing Presentation [paper candidates]  

USEFUL TOOLS

GRADE BREAKDOWN